Reg. No.:			1 8		
-----------	--	--	-----	--	--

## Question Paper Code: 21373

## B.E./B.Tech. DEGREE EXAMINATION, MAY/JUNE 2013.

Sixth Semester

Electronics and Communication Engineering

## EC 2354/EC 64 - VLSI DESIGN

(Regulation 2008)

(Common to PTEC 2354 – VLSI Design for B.E. (Part-Time) Fifth Semester – Electronics and Communication Engineering – Regulation 2009)

Time: Three hours Maximum: 100 marks

Answer ALL questions.

PART A —  $(10 \times 2 = 20 \text{ marks})$ 

- 1. List the various issues in Technology-CAD.
- Define the lambda layout rules.
- 3. What is meant by design margin?
- 4. How do you define the term "device modeling"?
- List the various power losses in CMOS circuits.
- Enumerate the features of synchronizers.
- 7. List the basic types of CMOS testing.
- 8. What is meant by logic verification?
- 9. Give the comparison between structural and switch level modeling.
- 10. What are gate primitives?



## PART B — (5 × 16 = 80 marks)

11.	(a)	Explain in detail about the ideal I-V characteristics and non idea characteristics of a NMOS and PMOS devices.			
		Or			
	(b)	<ul> <li>Explain in detail about the body effect and its effect in NMOS a PMOS devices.</li> </ul>	nd (8)		
		<ol> <li>Derive the expression for DC transfer characteristics of CM6 inverter.</li> </ol>	OS (8)		
12.	(a)	Explain in detail about the scaling concept and reliability conce	pt.		
		<ol> <li>Describe in detail about the transistor sizing for the performance combinational networks.</li> </ol>	in (8)		
		Or			
	(b)	Piscuss in detail about the resistive and capacitive delay estimation of MOS inverter circuit.	f a 16)		
13.	(a)	explain in detail about the pipeline concepts used in sequential circui	its.		
		Or			
	(b)	Discuss the design techniques to reduce switching activity in a static a ynamic CMOS circuits.	nd 16)		
14,	(a)	explain the design for testability (DFT) concepts.	16)		
		Or			
	(b)	explain the following terms,			
		) Silicon debug principles	(8)		
		i) Boundary scan technique.	(8)		
		Design and develop the HDL project to realize the function of a prior neoder using structural model.	ity 16)		
		Or			
	(b)	Write a data-flow model verilog HDL program for the two inproperties.	out (8)		
			×8 (8)		